• Click:

Current position: Home  >  Scientific Research  >  Paper Publications

Paper Publications

Debugging Methodology for A Synthesizable Testbench FPGA Emulator

 Hits:

Note:The 13th IEEE International Symposium on Integrated Circuits (ISIC 2011), Singapore, Dec.2011.

All the Authors: et al,A.W. Ruan

Translation or Not:no

Pre One:A New Event Driven Testbench Synthesis Engine for FPGA Emulation

Next One:Design of A Control Circuit for A User Reconfigurable ROIC for IRFPA Applications

阮爱武

Gender:Female Education Level:With Certificate of Graduation for Doctorate Study Degree:Doctor of Engineering Status:Professor E-Mail:

Recommended MA Supervisor 》

The Last Update Time:--

Address: Shahe Campus:No.4, Section 2, North Jianshe Road, 610054  |  Qingshuihe Campus:No.2006, Xiyuan Ave, West Hi-Tech Zone, 611731  |   Chengdu, Sichuan, P.R.China © 2010 University of Electronic Science and Technology of China. All Rights Reserved